Abstract-The series-resonant dc-dc converter (SRC) is widely applied in a large range of voltage and power. In most applications, fault tolerance is a highly desired feature and it is obtained through redundancy. This paper proposes a fault-tolerance solution for the SRC, which could drastically reduce the need of redundancy. Using the proposed scheme, the full-bridge-based SRC or multilevelbased SRC can be reconfigured in a half-bridge topology, in order to keep the converter operational even with the failure (open circuit or short circuit) of one switch. Since the proposed scheme can be applied to the full-bridge-SRC and multilevel SRC, a family of fault-tolerant converter is proposed in this work. The advantages of the proposed approach are minimum of additional hardware and no deterioration of the converter efficiency. The proposed fault-tolerance solution was experimentally tested in a 10 kW SRC prototype with input voltage of 700-600 V. A short-circuit fault in a semiconductor is tested and the results confirm the effectiveness of the proposed approach.
I. INTRODUCTION
T HE series-resonant dc-dc converter (SRC) has been widely used in a large range of voltage and power application. In some application, such as smart transformer [1] , [2] , telecommunication, or even in renewable energy system, the continuity of operation is of paramount importance. For that reason, a highly reliable system (preferable with redundancies) is required. The fault-tolerant feature contributes to increase the availability of the system, and several fault-tolerance methods have been proposed in the literature [3] - [6] . Most of these methods include a significant amount of extra hardware (such as semiconductors/leg redundancy [3] , [5] or series connection of fuses/switches to isolate the fault [3] , [4] , [6] ), increasing the cost and compromising the efficiency of the system. In this context, this paper proposes a fault-tolerance solution with minimum of additional hardware and no impact on efficiency for the SRC converter, using the advantage of inherent fault-tolerant capability of this topology. The proposed fault-tolerant solution has been briefly introduced in [7] for the unidirectional topology of the full-bridge converter, and in this paper, it is extended to the SRC based on multilevel topologies and also to the bidirectional version [8] .
The generic scheme of the SRC is depicted in Fig. 1 , and the primary side bridge can be implemented based on halfbridge, full-bridge, or even multilevel topology as those topologies presented in Fig. 2 . The proposed fault-tolerant scheme consists of reconfiguring the full-bridge SRC (FB-SRC) or the multilevel SRC in a half-bridge SRC (HB-SRC) converter. Hence, the proposed approach can be applied to those topologies presented in Fig. 1(c) -(f). Nevertheless, the output voltage generated by the HB-SRC is half of the output generated by the FB-SRC or the multilevel SRC, considering the same parameters (input voltage, transformer turn ratio, etc.). Therefore, a reconfigurable rectifier based on the voltage-doubler topology is used in order to keep the same output voltage. Finally, a family of series-resonant converters based on four different topologies is proposed in this paper. The operation principle of the HB-SRC, FB-SRC, and multilevel SRC operating in discontinuous conduction mode is presented in Section II. In Section III, the reconfiguration scheme is described in detail for each of the mentioned topologies. The reconfigurable rectifier used in the proposed converters is introduced in Section IV, and then the proposed fault-tolerant converters based on the SRC are presented in this section. Finally, experimental results are provided in Section V, validating the theoretical analysis developed in this paper, and the conclusion is presented in Section VI. Although the multilevel converters or even the FB-SRC can work with three-level modulation (creating a v p voltage with three levels), the two-level modulation is very beneficial because it combines the advantages of the SRC converter, that are high efficiency, well regulated output voltage, and low electromagnetic interference emission (reduced di/dt), with the advantage of the multilevel structure of reducing the voltage effort across the semiconductors. Therefore, the two-level modulation is used in this work for the FB-SRC and multilevel SRC and the main waveforms for these converters are depicted in Fig. 3(c) .
A. FB-SRC and Multilevel SRC
The FB-SRC and multilevel SRC operate with two-level modulation, generating then a two-level square waveforms v p on the resonant tank circuit with magnitude varying from V i to −V i as depicted in Fig. 3(c) , where V i is the dc value of the input source. It is desired that the converter operates with switching frequency equal to the resonant frequency, given by (1), (f s = f o ), or slightly above (f s > f o ) [9] , [10] . Under that condition, the converter will operate with zero-voltageswitching (ZVS) on the primary side and zero-current-switching (ZCS) on the secondary side. For f s = f o , the resonant inductor current i Lr and resonant capacitor voltage v C r fully resonate, resulting in pure sinusoidal waveforms. In case of f s > f o , the inductor current reaches zero before half of the switching period, and it remains zero until the primary bridge applies negative output voltage v p = −V i . Since the commutations take place when i Lr = 0, all semiconductors switch at ZCS. The main waveforms for both operation points are shown in Fig. 3(c) . In these operation modes, the converter works with unity gain and, then the output voltage is given by (2)
B. HB-SRC and HBdc-SRC
Similar to FB-SRC, the HB-SRC [see Fig. 2(b) ] generates an ac square waveforms v p on the resonant tank circuit, but in this case, the magnitude varies from V i /2 to −V i /2 because of the half-bridge configuration. Consequently, the inductor current will be the double compared to the FB configuration if the same amount of power is processed. The main waveform for this converter is shown in Fig. 3(b) , in which a similar operation to the FB-SRC is observed. The output voltage of the HB-SRC is given by (3) . As it can be seen, the output voltage of the HB-SRC is half of the value when compared with the FB-SRC output voltage [see (2) ] for the same parameters (V i and n)
Different from the FB-SRC and HB-SRC, the HBdc-SRC [see Fig. 2(b) ] generates a dc waveforms voltage v p on the tank circuit input, with zero and positive values (0, V i ). As a consequence of this dc voltage, the resonant tank voltage will have an dc value given by V o . Similar to the HB-SRC, the output voltage of the HBdc-SRC is defined by (3) and its inductor current is twice when compared to the FB configuration for the case of same power processing.
III. PROPOSED FAULT-TOLERANCE APPROACH
Depending on the semiconductors failure mechanisms, the device will assume two possible states: 1) open-circuit (OC); or 2) short-circuit (SC) [11] . For voltage source converter, which is the case of the SRC, the OC fault is not catastrophic since the power transfer will be naturally interrupted. Instead, the SC fault is the main issue because it can cause destructive damage to the power converter. In addition, the SC failure type is most likely to happen in the real application than the OC failure. The proposed approach can be applied for both cases, but this work is focused on the SC fault, in which the theoretical analysis will be carried out.
A. Reconfiguration Scheme: Full-Bridge SRC
The proposed reconfiguration scheme for the SRC consists in configuring the FB-SRC in an HB-SRC after the fault, i.e., SC of a semiconductor. The detailed analysis is carried out in this section for the FB-SRC shown in Fig. 2(c) .
Initially, as an example, it is assumed that the switch s 4 is damaged in SC as depicted in Fig. 4(a) , and hence the switch s 3 must remain open, avoiding short-circuit of the input voltage source. Since the switch s 4 is short-circuited, the point b highlighted in Fig. 4(a) is directly connected to the primary side ground and the damaged device is used as a circuit path, resulting in the circuit shown in Fig. 4(b) . Meanwhile, the healthy leg (composed of s 1 and s 2 ) operates normally. As can be noticed, the resulting circuit after the fault [see Fig. 4 (b)] is the same HBdc shown in Fig. 2(a) . Hence, the FB-SRC operates as an HBdc-SRC after the semiconductor fault. Fig. 5 shows the operation states of the SRC after the fault, i.e., after the reconfiguration, where it can be seen that the damaged switch s 4 is used as a circuit path.
B. Three-Level SRC
As mentioned before, the proposed fault-tolerant scheme can also be applied to those multilevel topologies depicted in As an example, considering a failure of the switch s 1 , the switch s 2 should be permanently ON as shown in Fig. 6 (a), discharging completely the capacitor C 1 . Then, the part of the circuit composed by C 1 , s 1 and s 2 , and highlighted in Fig. 7 (a) is completely by-passed, resulting in the circuit in Fig. 7 (c). The healthy leg composed of s 3 and s 4 operates normally. As observed, the resulting circuit after the fault [see Fig. 7 (c)] is the same HBdc topology shown in Fig. 2 (a), but with a transformer connected to the positive terminal of the input source V i , instead to the ground. Nevertheless, the modified connection has no influence on the converter operation. Fig. 6 (b) and (c) shows the operation states of the 3L-SRC after the reconfiguration.
The reconfiguration procedure for a failure of the other switches of the three-level topology is also presented in Fig. 7 while Table I describes the final state for every remaining healthy switch after the failure of each device. 
C. Flying-Capacitor SRC
Similar to the three-level converter, the flying-capacitor topology can also take advantage of the proposed fault-tolerant method, and the reconfiguration procedure is presented in Fig. 8 , as well as the resulting circuit after the reconfiguration, for the faulty case in each switch. Considering a fault on the switch s 1 as an example, the switch s 4 should remain permanently ON for the reconfiguration process. Then, the capacitor C f will be charged with the full dc-link voltage V i (operating in parallel with the array composed by C 1 and C 2 ). The switches s 2 and s 3 operate normally and the resulting circuit is shown in Fig. 8(c) . Different from the FB-SRC and 3L-SRC, the resulting circuit after the reconfiguration of the FC-SRC is the HB-SRC, shown in Fig. 2(b) . The reconfigurable circuit for the 3L-SRC has a better performance compared to the FB-SRC or 3L-SRC since the resonant capacitor of the will not operate with a dc voltage after the fault [see Fig. 3(a) and (b) ]. Therefore, for the FC-SRC, the resonant capacitor does not suffer any impact after the reconfiguration in this proposed approach. Table II describes the final state for every remaining healthy switch after the failure of each device. 
D. Neutral Point Clamped SRC
Finally, the reconfiguration scheme for the NPC-SRC is described. For this converter, there are two faulty possibilities that will result in two different topologies after the reconfiguration: the first case is for a fault in the outer semiconductors, i.e., s 1 and s 4 , whereas the second case is for inner semiconductors s 2 and s 3 . The reconfiguration procedure of the NPC-SRC for both cases is presented in Fig. 9 , as well as the resulting circuit after the reconfiguration, for the faulty case in each switch.
Analyzing the first case, an SC fault on the switch s 1 is assumed as an example, and hence the switch s 4 must remain permanently ON for the reconfiguration. Consequently, the point a, highlighted in Fig. 9(a) , is connected to the positive terminal of the input dc-link V i , whereas the point b (see Fig. 9 ) is connected to the ground, bypassing the clamp diodes D 1 and D 2 and resulting in the circuit shown in Fig. 9(c) . Meanwhile, the healthy switches s 2 and s 3 operate normally. Similar to the FC-SRC, the resulting circuit for the first fault case of the NPC-SRC is an HB-SRC.
Evaluating the second case, a fault on the switch s 2 is assumed and, as part of the reconfiguration process, the switch s 4 must remain open. Furthermore, the part of the circuit composed by the capacitor C 2 and s 4 is removed from the entire circuit, resulting in the circuit shown in Fig. 9 (e). Thus, differently from the previous case, the resulting circuit after the reconfiguration is the HBdc-SRC. Table III describes the final state for every remaining healthy switch after the failure of each device.
IV. PROPOSED FAMILY OF FAULT-TOLERANT SERIES-RESONANT CONVERTER
As described in Section II, the voltage v p generated by the FB-SRC is V i for first-half of the switching period and −V i for second-half, resulting in an effective voltage of V i applied to the primary side of the converter. However, in faulty case, the FB-SRC is reconfigured, operating as a basic HB-SRC. Then, the voltage v p will be V i for first-half of the switching period and 0 for second-half, resulting in an effective voltage of V i /2 applied to the primary side of the converter. Consequently, the output voltage of the reconfigurable converters after the fault will be half of its original value (if the same rectifier is used on the secondary side), which is not desired. To overcome this problem and keep the output voltage constant after the failure, a reconfigurable rectifier introduced in [7] is used. The fullbridge rectifier (FBR) topology is mostly used in the secondary side of the SRC [12] - [14] as depicted in Figs. 4 and 6 . The In this context, the voltage doubler characteristic of the VDR can be used to keep the output voltage of the reconfigurable converters constant in case of fault. Thus, a reconfigurable rectifier able to operate as an FBR or a VDR, previously introduced in [7] , is employed to overcome the drawback of the proposed approach. The reconfigurable rectifier circuit is presented in Fig. 10(a) . As can be seen in this figure, the reconfigurable rectifier has two split capacitors and an additional switch (S f ) that allows to connect one side of the high-frequency transformer secondary winding directly to the middle point of the capacitors, becoming a VDR.
The operation under normal and faulty conditions is depicted in Fig. 10(b) and (c), respectively. In normal operation, the switch S f is open, and the rectifier operates as a standard FBR. In fault case, the switch S f is activated, and then the leg composed of the diodes D 3 and D 4 is bypassed. The bottom side of the secondary winding is connected to the middle point of the capacitors C 1 and C 2 , becoming a VDR. Therefore, the circuit operates as a VDR, and the output voltage value is twice the output voltage value in normal operation.
Using the reconfigurable rectifier on the FB-SRC, a faulttolerant FB-SRC (FT-FB-SRC) is generated as presented in Fig. 11 . Note that the multilevel SRC does not suffer for the aforementioned problem because it generates a v p voltage equal to V i /2 for first-half of the switching period and −V i /2 for the second-half, resulting in an effective voltage of V i /2 on the resonant tank circuit, similarly to the voltage generated by the HB-SRC and the HBdc-SRC. Therefore, no modification on the secondary side rectifier is needed, in the case of the multilevel SRC topologies. Finally, a family of fault-tolerant series resonant converter based on the FB and multilevel topologies [previously depicted in Fig. 2(c)-(f) ] is generated as shown in Figs. 11 and 12. Fig. 11 shows the complete topology of proposed fault-tolerant FB-SRC while Fig. 11 shows the topologies of the proposed fault-tolerant multilevel SRC.
A. Fault-Tolerant Bidirectional SRC
The fault-tolerance capability of the SRC presented in the previous section for the unidirectional topology can also be easily extended to the bidirectional full-bridge topology [8] . In the topology depicted in Fig. 11 , the diodes on the secondary side are replaced by active switches, in order to obtain an active bridge. Therefore, the operation is very similar to the unidirectional version, but active switches are used instead of diodes. Similar to the unidirectional version, in faulty case, the secondary bridge must be reconfigured in a voltage-doubler bridge and therefore the reconfigurable bridge is obtained with additional switches as well. Fig. 13(a) shows the proposed faulttolerant bidirectional SRC. Nonetheless, the fault-tolerance capability is obtained only when the power flows from the primary to the secondary side (i.e., from v i to v o ), whereas only the 
Resulting
HBdc-SRC HB-SRC HBdc-SRC secondary bridge is able to reconfigure in a voltage doubler bridge. To obtain a fully fault-tolerant converter, either the primary and secondary bridge must be reconfigurable and therefore the completely fault-tolerant SRC topology is presented in Fig. 13(b) . Although more semiconductors are used, the efficiency is not deteriorated since the additional switches are only activated in faulty case. Besides that, with the proposed topology, the availability of the topology is highly increased.
V. EVALUATION OF THE PROPOSED FAULT-TOLERANCE APPROACH
To verify the performance of the proposed approach, the voltage and current stresses on the main components before and after the fault are presented and discussed. Furthermore, a comparison of the proposed method with existing fault-tolerant approach is presented, as well as numerical simulation results for each topology are provided.
After the fault occurrence, the semiconductors and the tank circuit components are submitted to different voltage and current stresses, according to the topology. Table IV presents the voltage and current stresses before and after the fault for each proposed fault-tolerant converter, as well as the resulting topology after the reconfiguration. For the FT-FB-SRC, the voltage effort on the semiconductor remains the same after the fault, but the [3] ; and (b) method proposed in [6] . current doubles after the fault if the output power is constant. It happens because the voltage v p drops to half of its original value after the fault, and to keep the same transfer power, the current must double. In addition, as v p presents a dc component, the voltage over the resonant capacitor (v cr ) will also present dc components, increasing its peak value while preserving the voltage ripple.
For the multilevel topologies, the current effort on the semiconductor remains the same after the fault but the voltage over the devices will double. Consequently, the semiconductors must be properly designed to support the voltage in fault case. These are the main disadvantages of the proposed method.
In spite of these drawbacks, the proposed fault-tolerant approach is still very advantageous when compared to the existing ones previously proposed in the literature because a reduced number of components are used and also there is no impact on efficiency after the reconfiguration. Note that for the FT-FB-SRC, only one additional switch and an additional capacitor is needed, while for the multilevel SRC, no additional component is needed. Thus, the impact on the cost is considerably reduced.
From the existing methods presented in the literature, the redundant leg approach is the most popular one. It is shown in Fig. 14(a) [3] . In this solution, an extra leg is used to replace the damaged leg in case of fault. To isolate the faulty leg, fuses must be used in series with the semiconductors, opening the circuit for the SC case. Consequently, this solution requires many additional components, increasing considerably the cost. Moreover, the fuses used in series with the main devices dissipate power, deteriorating the converter's efficiency. Another fault-tolerance approach was proposed in [6] for the full-bridge phase-shift dc-dc converter, in which it is reconfigured in an asymmetrical half-bridge converter in case of OC fault. This approach uses a redundant winding on the transformer as shown in Fig. 14(b) , and it is valid only for OC failure. Furthermore, fuses are used in series with the main devices to isolate the faulty leg, deteriorating the converter's efficiency. Table V shows the comparison of the described existing methods with the proposed one, in terms of components and efficiency impact. As can be noticed, the proposed approach provides an efficient and low-cost solution when compared to the existing ones.
A. Simulation Results
To verify the converters performance and the validity of the proposed fault-tolerant approach proposed in this paper, every multilevel topology was simulated using the MAT-LAB/Simulink and the PLECS toolbox, considering the parameters presented in Table VI For the FT-3L-SRC, the capacitor C 2 is fully discharged while the capacitor C 1 is charged with the total dc voltage after the fault as described in Section III-B [see Fig. 7 (e)], and it can be seen in Fig. 15(d) . Similarly, for the FT-FC-SRC, the capacitor C f is charged with the full dc-link voltage after the reconfiguration process, operating in parallel with the array composed by C 1 and C 2 as observed in Fig. 15(h) . For the FT-NPC-SRC, there is no variation on the capacitors voltage but only the primary side semiconductors. These results demonstrate the effectiveness of the proposed methods and the proposed fault-tolerant topologies.
VI. EXPERIMENTAL VALIDATION OF THE PROPOSED APPROACH
In order to verify the performance of the proposed faulttolerance approach, a prototype of 10 kW was built and experimental results were obtained. As a matter of simplicity, the FB-SRC presented in Fig. 11 was chosen to be implemented and evaluated experimentally. The specifications of the implemented power converter prototype, as well as the resonant tank circuit parameters are presented in Table VI . The insulated gate bipolar transistor (IGBT) IHW40N120 (1200 V/40 A, from Infineon Technologies AG) was selected as the main switch and it was used on the primary side and secondary sides. For the secondary side, the intrinsic diodes of the IGBT were used in the rectifier. The converter operates in open loop and the gating signals are generated by the digital signal processor (DSP). To evaluate dynamically the performance of the converter under fault case, a short-circuit on the switch s 2 was emulated by software in the DSP. Fig. 16 shows the photo of the prototype and the main waveforms for the converter operating in steady-state at nominal condition. The results were obtained for the converter operating in steady-state (before and after the fault) and also dynamically during the fault and they are discussed herein. For safety reasons, the dynamic results were obtained for reduced input and output voltages.
Initially, the converter was tested considering only the reconfiguration scheme in the primary bridge, without the reconfigurable rectifier, with the aim to validate the fault-tolerant approach and the reconfiguration methodology described in Section III. The test was performed with input and output voltage of 200 and 300 V, respectively, and the result for this condition is presented in Fig. 17(a) . In this figure, the dynamic response of the FB-SRC during the fault of the switch s 2 is observed, in which the converter remains operational after the fault, proving its inherent ability to handle the fault. As expected, the output voltage drops to half of its value (from 300 to 150 V) after the fault and the capacitor voltage has an offset of V o . The inductor current is also reduced because the test was performed with constant resistance as load and therefore reduction in the output voltage implies reduction in power.
Subsequently, the prototype was tested including the reconfigurable rectifier, in order to validate the operation of the proposed FT-FB-SRC topology. For this test, an input voltage of 350 V and output voltage of 500 V were considered, and the main results are presented in Fig. 17(b)-(d) . The dynamic behavior during the fault on switch s 2 is depicted in Fig. 17(c) , showing that the converter remains operational after the failure. Additionally, the converter provides a constant output voltage (500 V) even after the fault, attesting the effectiveness of the proposed rectifier and the converter. As the output voltage remains constant, the amount of processed power is the same before and after the fault and therefore the amount of current in the resonant tank is twice after the fault as previously described. The detailed waveforms before and after the fault can observed in Fig. 17(c) and (d) , respectively. As can be observed in these figures, the converter behaves as an FB-SRC before the fault and as an HBdc-SRC after the fault, and the experimental waveforms [see Fig. 17 (c) and (d)] are in accordance with the theoretical one shown in Fig. 3(c) and (a).
To summarize, the results have shown that the proposed converter can handle a short-circuit fault in one device and still provide the required output voltage and power, keeping the continuity of operation.
One of the main advantages of the proposed approach is to preserve the converter's performance after the failure and to demonstrate that the converter's efficiency was measured before and after the fault. The efficiency test was carried for converter operating at input-output voltage levels of 600-700 V and output power of 3 kW. The efficiency values were obtained experimentally using the high precision power analyzer WT1800 from Yokogawa. Before the fault, the converter reached an efficiency of 98.25%, whereas it presented 98.1% after the failure. As can be noticed, similar values of efficiency are obtained for the both cases. The small deviation between this values is observed because the current effort after failure of the primary side semiconductor is higher, resulting in higher losses. On the other hand, there is less component on the current path of the secondary side, reducing the losses in this side. Consequently, these results show an acceptable deviation on the converter's performance, and the small influence of the proposed fault-tolerant approach on the converter's efficiency is verified.
VII. CONCLUSION
This paper proposed a family of SRC with fault-tolerance capability. The proposed fault-tolerance method consists of reconfiguring the FB-SRC or multilevel SRC in a half-bridge SRC (HB-SRC or HBdc-SRC), in case of a semiconductor failure, keeping the converter operational. The proposed approach can be applied to the series-resonant converter based on full-bridge, three-level, flying capacitor and NPC topologies, and the reconfiguration methodology for each of them was described. Furthermore, the bidirectional SRC based on full-bridge topology with fault-tolerance capability was presented and described in this paper as well. As a result of the reconfiguration, the output voltage is reduced. To overcome this problem, a modified rectifier that can be reconfigured in a voltage doubler rectifier, keeping the output voltage constant, is used. Then, a family of SRC with fault capability is generated and presented.
The main advantages of the proposed converter are postfault operation, simple implementation, reduced number of additional component, and no efficiency deterioration. As a drawback, the resonant capacitor must be designed for higher voltage, and the current effort on the healthy devices in failure mode operation is twice than in the normal mode operation.
Experimental results for a 10 kW prototype were obtained, and the effectiveness and advantages of the proposed fault-tolerant SRC have been demonstrated.
